


# POWERLINK

+ Open Source IP-Core

=> FPGA

CLT2013

Version V1.0 20.03.2013



# Contact Details



Dipl.-Inf. Daniel Krüger

SYS TEC electronic GmbH  
August-Bebel-Str. 29  
D-07973 Greiz

Tel.: +49 (0)3661 6279-0

Fax.: +49 (0)3661 6279-99

WWW: [www.systec-electronic.com](http://www.systec-electronic.com)

Email: [Daniel.Krueger@systec-electronic.com](mailto:Daniel.Krueger@systec-electronic.com)

# Initial Questions

SYS TEC  
ELECTRONIC

- POWERLINK:  
What is the working principle?
- Open Source IP-Core:  
What is provided?
- FPGA:  
What is an FPGA and why do we need one?

# POWERLINK?

SYS TEC  
ELECTRONIC

- Who?  
Sensors, control, actuators.
- What?  
Process data,  
like state of digital inputs and outputs, analog values,  
temperatures, speed, ...
- How?  
Deterministic transmission of process data over  
Ethernet.

# What is POWERLINK?

SYS TEC  
ELECTRONIC

- *Industrial Ethernet* Fieldbus Protocol (see [1])
- Based on IEEE 802.3u Fast Ethernet
- CANopen over Ethernet
- Real-time capable via slot communication
- Master-Slave Protocol
- Master = Managing Node (MN)
- Slave = Controlled Node (CN)
- Hot plugging
- Direct cross-traffic


# What is openPOWERLINK?

SYS TEC  
ELECTRONIC

- Open Source implementation of POWERLINK
- Development done by SYS TEC electronic GmbH
- Currently supported target platforms:
  - Linux
  - Windows
  - bare-metal (OS-less)
- License: BSD
- Pure software-based solution on standard Ethernet controllers, but hardware-acceleration possible

# OSI Model


SYS TEC  
ELECTRONIC



# How does POWERLINK work?

SYS TEC  
ELECTRONIC


## Slot Communication Network Management



Demo  
(Wireshark)

# SoC Frame


SYS TEC  
ELECTRONIC



**SoC:** Start of Cycle  
synchronization event

# PReq Frame


SYS TEC  
ELECTRONIC



**PReq:** Poll Request from MN for specific CN  
contains PDO payload

# PRes Frame


SYS TEC  
ELECTRONIC



**PRes:** Poll Response from CN / MN  
contains PDO payload and current NMT state

# SoA Frame


SYS TEC  
ELECTRONIC



**SoA:** Start of Asynchronous  
assigns asynchronous phase to specific node

# ASnd Frame


SYS TEC  
ELECTRONIC



**ASnd: Asynchronous Send** ←  
NMT commands, SDO, IdentResponse, StatusResponse → **TCP/IP**

# Crucial Point on CN

SYS TEC  
ELECTRONIC



**Latency between PReq and PRes**

# Solution Idea


SYS TEC  
ELECTRONIC

- Ethernet controller with auto-response feature
  - PRes frame is sent on reception of PReq by HW
  - No intervention of SW necessary
  - Deterministic response time (inter frame gap = 96 bit)
- 
- ➔ TI AM335x with Programmable Real-Time Unit and Industrial Communication Subsystem
  - ➔ Hilscher netX (integrated proprietary communication controller)
  - ➔ VHDL implementation as open source available

- Field Programmable Gate Array  
= coll. “programmable hardware”
- Vendors: Altera, Lattice, Xilinx, ...
- Programming languages: VHDL and Verilog
- Higher level design tools for entire System-on-Chips  
with Soft CPUs and peripherals:  
e.g. Altera SOPC Builder / Qsys with NIOS II,  
Xilinx ISE with Microblaze

# POWERLINK IP-Core


SYS TEC  
ELECTRONIC



- VHDL source under BSD license
- 100 Mbit/s Ethernet controller with RMII
- 50 MHz clock design
- 16 Rx filters with 31 bytes value and mask
- 16 Rx descriptors
- 16 Tx descriptors
- Time stamping of Rx frames with 20 ns clock

# FPGA Design

SYS TEC  
ELECTRONIC



# Advantages of FPGAs

SYS TEC  
ELECTRONIC

- Determinism by clocked HW design
- Parallel processing
- Simple PCB with few components
- Flexibility: programmable hardware

# References

SYS TEC  
ELECTRONIC

- [1] EPSG Draft Standard 301 Ethernet POWERLINK Communication Profile Specification, Version 1.1.0, Ethernet POWERLINK Standardisation Group, 2008
- [2] EPSG Working Draft Proposal 302-C, Ethernet POWERLINK, Part C: PollResponse Chaining, Version 0.0.3, Ethernet POWERLINK Standardisation Group, 2009
- [3] Ethernet POWERLINK Standardisation Group,  
<http://www.ethernet-powerlink.org/>
- [4] openPOWERLINK, <http://openpowerlink.sourceforge.net/>
- [5] openCONFIGURATOR, <http://sourceforge.net/openconf>
- [6] CAN in Automation (CiA), <http://www.can-cia.org/>
- [7] EPSG, Industrial Ethernet Facts – The 5 Major Technologies, Nov 2011, <http://www.ethernet-powerlink.org/>

# The End



Any questions about FPGAs,  
POWERLINK or  
openPOWERLINK?


Thanks for your attention!

# Backup Slides

SYS TEC  
ELECTRONIC

# Topology

SYS TEC  
ELECTRONIC



## Possible Topologies:

- Star
- Line (daisy chain)
- Tree
- Mixed

## Connectors:

- RJ45
- M12



## Equipment:

- Hubs
- Switches

